





BLOCK DIAGRAM







DESIGN NOTE:
VLDT must be routed as a pour or a trace at least 200 mils wide.
VLDT may be routed from the source to either ALx balls or Fx balls.
Choose whichever makes routing simpler.
These six capacitors must be placed very near the selected balls.
The "other" set of balls must be decoupled with a 4.7uF cap.



LAYOUT NOTE: Keep trace to resistors less than 1.5" from CPU pin.

place close to RROCESSOR within 1.5 inch

congji 中 置 置 到 了 一 个 001 请 查 查 图 纸 另 一 版

Mount R0405, Un -Mount U0401, C0401, R0406, R0408, R0409 for cost down

change from 150hm to 1kOhm

R0403 & R0404 change to 150hm 1%

sensing point for op-amp feedback routed near CPU

PLACE CLOSE TO CPU

NOTICE

If PWROK, RESET_L, LDTSTOP_L are driven by open-drain driver, a 300 ohm pull up to VDDIO.

mount cap C9583 (AMD電圧) power LDO 部分輸出是否可以省略一個10uF cap

VID5 is optional

PSI_L is a Power Status Indicator signal.





Change 300 ohm to 4R8P 090405


NOTICE

r0541



HDT

Debug 預留 090405





P/N:12G025122006





PN:12G025C22003
REV.

change to 8R16P 090405

[4.7] MEM_MA_ADD[0..15]

071219
Del Bank2 to Bus

071207





是否用排容?
090330



change to 8R16P 090405

[4.8] MEM_MB_ADD[0..15]


071211



Remove 1.8V C0926, C0928 0.1uF 090405




Change the NB Part number to RS780 (A13)




R1.11 080319
Change the NB Part number to RS780 (A13)

071219
Add Test Point



071219
put impedance setting



080325
ve Q1201A and R1219



Change the NB Part number to RS780 (A13)



```
1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use
  default values if not connected
RS780:SUS_STAT
```

```
Enables the Test Debug Bus using PCIE bus:
1 : Disable ( Can still be enabled using nbcfg register access )
0 : Enable
```

```
Selects if Memory SIDE PORT is available or not
1 = Memory Side port Not available
0 = Memory Side port available
Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]
```





		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	F5Z		2.05
Date	Wednesday, May 26, 2009		Sheet 15 of 91



		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	F5Z		2.05
Date	Wednesday, May 26, 2009		Sheet 16 of 91



		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	F5Z		2.05
Date	Wednesday, May 26, 2009		Sheet 17 of 91



		Title :
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>
Size A	Project Name F5Z	Rev 2.05
Date Wednesday, May 26, 2009	Sheet 18 of 91	



		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
A	F5Z		2.05
Date	Wednesday, May 26, 2009		Sheet 19 of 91



SB700 Part 4 of 5

APPI/WAKEUP EVENTS

- PCI_PME#(EVENT#)
- IRX(EXTENT#)
- SLP_S2(GPI0#)
- SLP_S3#
- SLP_S5#
- PWR_BTN#
- PWR_GOOD
- BUS_STAT#
- TEST2
- TEST3
- GA20IN(GEVEN#)
- KRST#(EVENT#)
- PCI_PME#(EVENT#)
- LPC_SM#(EVENT#)
- S3_STATE#(EVENT#)
- SYS_RESET#(GPI#)
- WAKE#(EVENT#)
- BLINK(GPI#)
- SMBALERT#(HTRMTRIP#)(GEVEN#)
- NB_PWROG
- RSMRST#

USB OC

- USB_OC#(GPI0#)
- USB_OC#(R_TX1)(GEVEN#)
- USB_OC#(R_TX0)(GPI#)
- USB_OC#(R_TX1)(GPI#)
- USB_OC#(GPI#)
- USB_OC#(GPI#)

HD AUDIO

- AZ_BITCLK
- AZ_SDOUT
- AZ_SDOIN(GPI#)
- AZ_SDOIN(GPI#)
- AZ_SDOIN(GPI#)
- AZ_SDOIN(GPI#)
- AZ_SYNC
- AZ_RST#
- AZ_DOCK_RST#(GPI#)

INTEGRATED I/C

- MC_GPI0
- MC_GPI0
- SPI_CS2#(MC_GPI0)
- DE_RST#(R_ST#)(MC_GPI0)
- MC_GPI0
- MC_GPI0
- MC_GPI0

USB MISC


- USB_FSD1P#
- USB_FSD1N#
- USB_FSD2P#
- USB_FSD2N#
- USB_HSD1P#
- USB_HSD1N#
- USB_HSD2P#
- USB_HSD2N#
- USB_HSD3P#
- USB_HSD3N#
- USB_HSD4P#
- USB_HSD4N#
- USB_HSD5P#
- USB_HSD5N#
- USB_HSD6P#
- USB_HSD6N#
- USB_HSD7P#
- USB_HSD7N#
- USB_HSD8P#
- USB_HSD8N#
- USB_HSD9P#
- USB_HSD9N#
- USB_HSD10P#
- USB_HSD10N#
- USB_HSD11P#
- USB_HSD11N#
- USB_HSD12P#
- USB_HSD12N#
- USB_HSD13P#
- USB_HSD13N#
- USB_HSD14P#
- USB_HSD14N#
- USB_HSD15P#
- USB_HSD15N#
- USB_HSD16P#
- USB_HSD16N#
- USB_HSD17P#
- USB_HSD17N#
- USB_HSD18P#
- USB_HSD18N#
- USB_HSD19P#
- USB_HSD19N#
- USB_HSD20P#
- USB_HSD20N#
- USB_HSD21P#
- USB_HSD21N#
- USB_HSD22P#
- USB_HSD22N#
- USB_HSD23P#
- USB_HSD23N#
- USB_HSD24P#
- USB_HSD24N#
- USB_HSD25P#
- USB_HSD25N#
- USB_HSD26P#
- USB_HSD26N#
- USB_HSD27P#
- USB_HSD27N#
- USB_HSD28P#
- USB_HSD28N#
- USB_HSD29P#
- USB_HSD29N#
- USB_HSD30P#
- USB_HSD30N#
- USB_HSD31P#
- USB_HSD31N#
- USB_HSD32P#
- USB_HSD32N#
- USB_HSD33P#
- USB_HSD33N#
- USB_HSD34P#
- USB_HSD34N#
- USB_HSD35P#
- USB_HSD35N#
- USB_HSD36P#
- USB_HSD36N#
- USB_HSD37P#
- USB_HSD37N#
- USB_HSD38P#
- USB_HSD38N#
- USB_HSD39P#
- USB_HSD39N#
- USB_HSD40P#
- USB_HSD40N#
- USB_HSD41P#
- USB_HSD41N#
- USB_HSD42P#
- USB_HSD42N#
- USB_HSD43P#
- USB_HSD43N#
- USB_HSD44P#
- USB_HSD44N#
- USB_HSD45P#
- USB_HSD45N#
- USB_HSD46P#
- USB_HSD46N#
- USB_HSD47P#
- USB_HSD47N#
- USB_HSD48P#
- USB_HSD48N#
- USB_HSD49P#
- USB_HSD49N#
- USB_HSD50P#
- USB_HSD50N#
- USB_HSD51P#
- USB_HSD51N#
- USB_HSD52P#
- USB_HSD52N#
- USB_HSD53P#
- USB_HSD53N#
- USB_HSD54P#
- USB_HSD54N#
- USB_HSD55P#
- USB_HSD55N#
- USB_HSD56P#
- USB_HSD56N#
- USB_HSD57P#
- USB_HSD57N#
- USB_HSD58P#
- USB_HSD58N#
- USB_HSD59P#
- USB_HSD59N#
- USB_HSD60P#
- USB_HSD60N#
- USB_HSD61P#
- USB_HSD61N#
- USB_HSD62P#
- USB_HSD62N#
- USB_HSD63P#
- USB_HSD63N#
- USB_HSD64P#
- USB_HSD64N#
- USB_HSD65P#
- USB_HSD65N#
- USB_HSD66P#
- USB_HSD66N#
- USB_HSD67P#
- USB_HSD67N#
- USB_HSD68P#
- USB_HSD68N#
- USB_HSD69P#
- USB_HSD69N#
- USB_HSD70P#
- USB_HSD70N#
- USB_HSD71P#
- USB_HSD71N#
- USB_HSD72P#
- USB_HSD72N#
- USB_HSD73P#
- USB_HSD73N#
- USB_HSD74P#
- USB_HSD74N#
- USB_HSD75P#
- USB_HSD75N#
- USB_HSD76P#
- USB_HSD76N#
- USB_HSD77P#
- USB_HSD77N#
- USB_HSD78P#
- USB_HSD78N#
- USB_HSD79P#
- USB_HSD79N#
- USB_HSD80P#
- USB_HSD80N#
- USB_HSD81P#
- USB_HSD81N#
- USB_HSD82P#
- USB_HSD82N#
- USB_HSD83P#
- USB_HSD83N#
- USB_HSD84P#
- USB_HSD84N#
- USB_HSD85P#
- USB_HSD85N#
- USB_HSD86P#
- USB_HSD86N#
- USB_HSD87P#
- USB_HSD87N#
- USB_HSD88P#
- USB_HSD88N#
- USB_HSD89P#
- USB_HSD89N#
- USB_HSD90P#
- USB_HSD90N#
- USB_HSD91P#
- USB_HSD91N#
- USB_HSD92P#
- USB_HSD92N#
- USB_HSD93P#
- USB_HSD93N#
- USB_HSD94P#
- USB_HSD94N#
- USB_HSD95P#
- USB_HSD95N#
- USB_HSD96P#
- USB_HSD96N#
- USB_HSD97P#
- USB_HSD97N#
- USB_HSD98P#
- USB_HSD98N#
- USB_HSD99P#
- USB_HSD99N#
- USB_HSD100P#
- USB_HSD100N#
- USB_HSD101P#
- USB_HSD101N#
- USB_HSD102P#
- USB_HSD102N#
- USB_HSD103P#
- USB_HSD103N#
- USB_HSD104P#
- USB_HSD104N#
- USB_HSD105P#
- USB_HSD105N#
- USB_HSD106P#
- USB_HSD106N#
- USB_HSD107P#
- USB_HSD107N#
- USB_HSD108P#
- USB_HSD108N#
- USB_HSD109P#
- USB_HSD109N#
- USB_HSD110P#
- USB_HSD110N#
- USB_HSD111P#
- USB_HSD111N#
- USB_HSD112P#
- USB_HSD112N#
- USB_HSD113P#
- USB_HSD113N#
- USB_HSD114P#
- USB_HSD114N#
- USB_HSD115P#
- USB_HSD115N#
- USB_HSD116P#
- USB_HSD116N#
- USB_HSD117P#
- USB_HSD117N#
- USB_HSD118P#
- USB_HSD118N#
- USB_HSD119P#
- USB_HSD119N#
- USB_HSD120P#
- USB_HSD120N#
- USB_HSD121P#
- USB_HSD121N#
- USB_HSD122P#
- USB_HSD122N#
- USB_HSD123P#
- USB_HSD123N#
- USB_HSD124P#
- USB_HSD124N#
- USB_HSD125P#
- USB_HSD125N#


[illegible]

USB CONN

	<u>T</u>
	<u>T</u>


		Title : SB700_GPIQ/USB/HD/ACP	
ASUSTeK Computer, INC		Engineer: <OrgAddr1>	
Size C	Project Name F5Z		R 2
Date: Tuesday, May 26, 2009		Sheet 21	of 91





Remove R2405, R2406, R2416
R2408, R2418, R2420, R2418 090405

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK




REQUIRED STRAPS

	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	ACZ_RST#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	EC ENABLED	CLKGEN ENABLED	INTERNAL RTC DEFAULT	ENABLE PCI MEM BOOT	H,H = Reserved H,L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI MEM BOOT DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	

For SB700 A12 and later version

080204 R1.1
Change the Text Comment

Remove EEPROM 090405





		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer:	<OrgAddr1>
Size A	Project Name F5Z		Rev 2.05
Date Wednesday, May 26, 2009	Sheet 25 of 91		



		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name F5Z		Rev 2.05
Date Monday, May 26, 2009	Sheet 26 of 91		



		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size A	Project Name F5Z		Rev 2.05
Date Wednesday, May 26, 2009	Sheet 27 of 91		



		Title :
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>
Size A	Project Name F5Z	Rev 2.05
Date Wednesday, May 26, 2009	Sheet 28	of 91

071203
AMD review

071203
AMD review






USB部分是否可以先上330hm

WLAN

New Card

LAN

GPU



SEL_27	0	100 MHz differential spreading SRC clock
	1	27MHz non-spreading singled clock on pin12 27MHz spread clock on pin13.

SEL_HTT66	0	100 MHz differential HTT clock
	1	66MHz 3.3V single ended HTT clock

<Variant Name>

		Title :RTM880T-797-VB-GR*	
ASUSTeK COMPUTER INC		Engineer: <u>xinghua_chen</u>	
Size Custom	Project Name F83T		Rev 2.05
Date: Tuesday, May 26, 2009			
		Sheet 29	of 91


For Battery

Note: If there is the same circuit on pp.60 (DC & BAT IN), please delete the circuit here



Remove D3101 part circuit
090409




For Switch



For Thermal Control Method

Note: Please follow the Thermal-Trip circuit on pp.3-6 (CPU_)

Touchpad Connector




Keyboard Connector

Schematic below is noly the example in the previos project. It will be different between the different connector used in the Project.




Please follow the ASUS Keyboard Matrix Spec
Please Design based on your project.





壓縮排容的個數 090401

Notice switch P/N
090410


Remove all RST SCH and Change SW to other page



change to 09G0510010F9
0090414






For RJ-45/RJ-11



Notice
090410

Remove RJ11
090331








<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>			
		Title : LAN-MDC	
ASUSTeK COMPUTER INC		Engineer: Richard Lu	
Size	Project Name		Rev
Custom	F5Z		2.05
Date: Tuesday, May 26, 2009		Sheet	35 of 91

MUTE CONTROL




JACK_IN# or LINE2_JD depend on JACK's structure.
Suppose the first pin should be contacted to GND while HP is plugged in.



HP-JACK


NO SPDIF function
Normal Close




<Variant Name>

ASUS		Title : AMP-GMT1431	
ASUSTek COMPUTER INC		Engineer: Richard Lu	
Size	Project Name	Rev	
Custom	F5Z	2.05	
Date	1/25/2009	Sheet	37 of 91


INTERNAL MICROPHONE



EXTERNAL MICROPHONE









AU6433-GLF: 02G630001530
AU6433-GEF: 02G630001521.
 現在要求使用AU6433-GLF: 02G630001530 ,
 做bom以及線路要注意


Pin2 has internal pu 75K to +3V.
 [5,20,30,33,43,53,71] BUF_PLT_RST#



For AU6433 6LF : Stuff R4019(SL4008),
 Remove R4012, R4013





P/N:12G340003814



Fix MS Duo Adaptor short issue.
 (SD_DATA1, SD_DATA2, XD_GND short, XD_CD# may be possible short)


For AU6433-GLF: No stuff All
 For AU6433-GEF: Stuff Q4004, Q4005, Q4007, R4066.






<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>		
		Title : *
ASUSTeK COMPUTER INC		Engineer: <i>Richard Lu</i>
Size Custom	Project Name F5Z	Rev 2.05
File: Tuesday, May 26, 2009		Sheet 41 of 91




<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>		
		Title : *
ASUSTeK COMPUTER INC		Engineer: <i>Richard Lu</i>
Size Custom	Project Name F5Z	Rev 2.05
File: Tuesday, May 26, 2009		Sheet 42 of 91





add RN4301, 預留L4301, 090331





換料





3.0V~3.6V
Ave= 200mA
Max= 275 mA



3.0V~3.6V
Ave= 1000mA
Max= 1300 mA




1.35V~1.65V
Ave= 500 mA
Max= 650 mA



!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V

NewCard Header




PN:12G161300261

R2.0 080402

Un-mount U4302 (Since it is not SMT component)

080216 R1.1
Add Resistor



Remove U4302.
090406


RemoveNew Card REFCLK_EN control part
090331

ASUS		Title : NEWCARD	
ASUSTeK COMPUTER INC		Engineer: Richard Lu	
Size	Project Name		Rev
Custom	F5Z		2.05
Date: Tuesday, May 26, 2009	Sheet	43 of	91


Block C



090411




M92-M2



Remove Bead 2005/05/25


LCD Backlight Control

LCD Power




LCD LVDS/Inverter/CCD conn.

Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"



Notice
090410

Item 12 : Change PINs definition




Remove Bead 2005/05/25


change SL
090411

Change R4528 to SL

When AC in, plug cable
varify hi Voltage?






PLACE ESD Diodes near
VGA port



Notice change P/N
090410

CRT_RED CRT_G_RED [72]
CRT_GREEN CRT_G_GREEN [72]
CRT_BLUE CRT_G_BLUE [72]
CRT_DDC_CLK CRT_G_DDC_CLK [72]
CRT_DDC_DATA CRT_G_DDC_DATA [72]
CRT_HSYNC CRT_G_HSYNC [72,78]
CRT_VSYNC CRT_G_VSYNC [72,78]



THE COST

<http://laptop-motherboard-schematic.blogspot.com/>

EMI
090414

Components and connections shown in the schematic:

- Power Supply:** +5VS connected to the input of the filter.
- Resistor R4765:** 100KOhm, connected between the input and the MOSFET gate.
- MOSFET Q4766:** 2N7002, with its gate connected to the input and its drain connected to the output.
- Capacitor C4716:** 0.1uF, connected between the input and ground.
- Resistors R4766-R4772:** A series of resistors connected to the output of the filter, with values ranging from 490Ohm to 490KOhm.
- EMI Filter Components:** TMD5 TXCP, TMD5 TXCL, TMD5 TXCP, TMD5 TXCL, TMD5 TX1P, TMD5 TX1L, TMD5 TX1N, TMD5 TX2P, TMD5 TX2N.

Close to CONNECTOR

swag 093414

[72] TMDS_G_TX2N C4708 0.1U TMDS_TX2N_C R4733 1 6482 2 HDMI_TX2N

[72] TMDS_G_TX2P C4709 0.1U TMDS_TX2P_C R4734 1 6482 2 HDMI_TX2P

[72] TMDS_G_TX1N C4710 0.1U TMDS_TX1N_C R4735 1 6482 2 HDMI_TX1N

[72] TMDS_G_TX1P C4711 0.1U TMDS_TX1P_C R4736 1 6482 2 HDMI_TX1P

[72] TMDS_G_TX0N C4712 0.1U TMDS_TX0N_C R4737 1 6482 2 HDMI_TX0N

[72] TMDS_G_TX0P C4713 0.1U TMDS_TX0P_C R4738 1 6482 2 HDMI_TX0P

[72] TMDS_G_TXCN C4714 0.1U TMDS_TXCN_C R4739 1 6482 2 HDMI_TXCN

[72] TMDS_G_TXCP C4715 0.1U TMDS_TXCP_C R4740 1 6482 2 HDMI_TXCP

Notice
090410

change from 1.8Kohm to 2.2Kohm
0520

做bom时 要注意D4701一定要上

Notice
090410

J4702

Signal	Pin
HDMI_TX2P	1
HDMI_TX2N	2
HDMI_TX1P	3
HDMI_TX1N	4
HDMI_TX0P	5
HDMI_TX0N	6
HDMI_TXCP	7
HDMI_TXCN	8
DDC_Clock	9
DDC_Data	10
+5VSHDMI	11
GND	12
GND	13
GND	14
GND	15
GND	16
GND	17
GND	18
GND	19

Pins:

- 20: P_GND1
- 22: P_GND3
- 23: P_GND4
- 21: P_GND2

Change HDMI con P/N: 12624110193-090489







<Variant Name>

		Title : *	
ASUSTeK COMPUTER INC		Engineer: <i>Richard Lu</i>	
Size <i>A</i>	Project Name F5Z		Rev <i>2.05</i>
Date <i>Wednesday, May 26, 2009</i>	Sheet <i>49</i> of <i>91</i>		

Thermal Sensor



DC FAN Control




Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS
15 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
15 mils
-----OTHER SIGNALS

Avoid FSB, Power


SATA HDD

SATA HDD CON



P/N:12G15200022G

ODD



P/N:12G15100013J

<Variant Name>

ASUS		Title : HDD & CD-ROM	
ASUSTeK COMPUTER INC		Engineer: Richard Lu	
Size	Project Name	F5Z	Rev 2.05
Custom			
Date: Tuesday, May 26, 2009		Sheet	51 of 91


071119 change common
choke and R P/N

080213 R1.1
Change D5201, D5204, D5206, D5208 footprint

080125 R1.1
Change the USB Varistor from
EGA10603V05A1 to AZC099-04S

080215 R1.1


SWAP




07G028075010為建議用料
已經更換. 090331

080218 R1.1
Change PN From
07G014075600 to
07G014075310


Change all MOS with ESD part





old:usb_1x4p_4hold_sun_lf3
new:nb_usb_1x4p_4hold_su_lf2



Remove Bead 2005/05/25



預留USB OC function 090406




SWAP
090417

<Variant Name>

ASUS		Title : USB CONN	
ASUSTek COMPUTER INC		Engineer: Richard Lu	
Size	Project Name		Rev
Custom	F5Z		2.05
Date: Tuesday, May 26, 2009		Sheet 52 of 91	

WLAN



RF_Sw# state	H	L
WLAN state	Off	On

<Variant Name>

ASUS Title : MINICARD

ASUSTeK COMPUTER INC Engineer: *Xinghua chen*

Size Project Name

Custom **F83T** Rev 2.0

Date: Friday, May 29, 2009 Sheet 53 of 91



<Variant Name>

		Title : *	
ASUSTeK COMPUTER INC		Engineer: <i>Richard Lu</i>	
Size <i>A</i>	Project Name F5Z		Rev <i>2.05</i>
Date <i>Monday, May 25, 2009</i>	Sheet <i>54</i> of <i>91</i>		

	A	B	C	D	E
1					
2					
3					
4					
5					

<Variant Name>



Title : *

ASUSTeK COMPUTER INC

Engineer: *Richard Lu*

Size	Project Name	Rev
A	F5Z	2.05
Date	Wednesday, May 26, 2009	
Sheet		55 of 91


LED

For POWER LED

BATTERY LED

Num Lock

Cap Lock




F5Z SWITCH CIRCUIT

Move SW from P32 to P56

Power SW.


Remove R5656
090411

MARATHON#




<Variant Name>

ASUS		Title : LED/PWR SWICH	
ASUSTeK COMPUTER INC		Engineer: <i>Xinghua chen</i>	
Size	Project Name	Date	Rev
Custom	F83T	Wednesday, May 27, 2009	2.0
Sheet		56	of 91




Change net name



Change all MOS with ESD part

Change net name



Change net name





<Variant Name>

		Title : *	
ASUSTeK COMPUTER INC		Engineer: <i>Richard Lu</i>	
Size <i>A</i>	Project Name F5Z		Rev <i>2.05</i>
Date <i>Wednesday, May 26, 2009</i>	Sheet <i>59</i> of <i>91</i>		

BATTERY

change PL->L, PT->T, PC->C



071120

Removen JP

Remove bead 2009/05/25

change footprint


071203



Add for AC Adapter protect

Adaptor IN


DC JACK-IN




Bluetooth

max. 60mA

P/N:12G170010083




RF_SW# state	H	L
BT state	Off	On




The diagram illustrates a PCB layout for a connector assembly, focusing on EMI co-layout and cost reduction. Key components and connections include:

- Connector:** J6102 (FPC_CON_6P) with pins 1 through 8. The part number P/N:12G182400604 is noted.
- Power and Ground:** +3V FP and GND connections are shown. A 3V source is also indicated at the top right.
- Capacitors:** C6103 (0.1UF/16V) and C6104 (10UF/10V) are placed near the power and ground connections.
- ICs:** SL6101 (6683) and SL6105 (8462) are shown. The SL6105 is labeled as a swap of 090521.
- Signals:** USB_PP13 and USB_PN13 are shown as differential signals. USBP13+ and USBP13- are also indicated.
- Layout Notes:** "Co-layout for EMI" and "Cost down" are written in green text, indicating the design goals.

optional，先上測試功能













<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>		
		Title : *
ASUSTeK COMPUTER INC		Engineer: <i>Richard Lu</i>
Size Custom	Project Name F5Z	Rev 2.05
File: Tuesday, May 26, 2009		Sheet 62 of 91






FOR CPU





090406
Add the Screw hole for thermal Module

FOR SB700 Thermal Module




090406
Add the Nut for GPU thermal Module




change to P/N:13GN9980M090-1 for high limit

<http://laptop-motherboard-schematic.blogspot.com/>


<Variant Name>		ASUS		Title : Screw Hole	
ASUSTeK COMPUTER INC		Engineer:		<OrgAddr1>	
Size	Project Name	Rev			2.05
Custom	F5Z				
Date: Friday, May 29, 2009	Sheet		65	of	91






EMI
090414



EMI
090414



EMI
090414



<Variant Name>

ASUS		Title : EMI	
ASUSTeK COMPUTER INC		Engineer: Richard Lu	
Size Custom	Project Name F5Z	Rev 2.05	
Date: Tuesday, May 26, 2009		Sheet	66 of 91





Sheet 68 of 91

1,Vram data swap. 090327

2,修改VGA_CORE 電壓· Boot 電壓為1.2V. 090327

3, Page72 add a resister which connect between XTALIN and XTALOUT when a 27MHz crystal is used. 090329

4, SWAP VRAM data Group4 and Group5 090330

5,Audio AVDD 預留 +3VS 090330

6, Add RN4301, 預留L4301. 090331

7,remove R4610 ,R4611 27 Ohm.(EMI), remove R4608 ,R4609 33 Ohm. mount SL4608, SL4609 ,mount SL4610, SL4611 090331

8,LCD Backlight Control change 090331

9,Remove RJ11 090331

11,SB710 的晶振換成F80系列的32.768KHz的晶振。
網卡的25MHz的晶振換成料號為07G010Q12500. 090331

12, U4301 pin 18 REFCLKEN NC, remove part 090331

13,Change the ClkGen to RTM880T-797 090331

14, AU6433-GLF mount R4007 090331

15,CLK_REQ_LAN is OD ,add R2003 pull high. 090401

17,change power cap PCE8701 & PCE8702 090401

18,change the Screw Hole,Add the Nut for GPU thermal Module 090406

19,Modify the NB & SB power cap 090406

20,Swap the cap pack in page31 090406

21,changeR4726,R4727 from 1.8Kohm to 2.2Kohm 090520

22.Add buffer U4601,U4602 090520

24.Change R4511 to 10Kohm,R7870 to 2.2Kohm 090520

25.Add R2037 for safety 090520

28.Remove L6003,L6004,L6005,L6006 090525

29. Add 10uF cap C7549 090525

30.Remove L4001, L4502, L4506, L4508, L4511, L4503, L4507, L4510, L4504, L4505, L6104, L5201, L5202, L5204, L4704, L4705, L4706, L4707 090525

31.Mount R5014, R7207 090525

32.預留 X7201, C7220, C7219, R7214, R7257 090525

33.Remove NUT for SB 090525

34.Change X2201 P/N:07G010Q12500 090525

35.Change R0403, R0404 from 15ohm to 1Kohm 090525

36. Add C4019 for EMI 090525

37. Change SL4610,SL4610 to 0ohm 090526

ASUS		Title : HISTORY	
ASUSTEK COMPUTER INC. NBI		Engineer: <OrgAddr>	
Size	Project Name	Rev	
Custom	R5Z	2.06	
Date: Friday, May 29, 2009	Sheet	09	of 91



		Title : <Title>	
<OrgName>		Engineer: <OrgAddr1>	
Size A	Project Name <Doc>		Rev <RevCode>
Date Wednesday, May 26, 2009	Sheet 70 of 91		

notice the net name.RX&TX

[11] PCIEG_RXP[0..15]
[11] PCIEG_RXN[0..15]

PCIEG_RXP0 AA38
PCIEG_RXN0 Y37
PCIEG_RXP1 Y35
PCIEG_RXN1 W36
PCIEG_RXP2 W38
PCIEG_RXN2 V37
PCIEG_RXP3 V35
PCIEG_RXN3 U36
PCIEG_RXP4 U38
PCIEG_RXN4 T37
PCIEG_RXP5 T35
PCIEG_RXN5 R36
PCIEG_RXP6 R38
PCIEG_RXN6 P37
PCIEG_RXP7 P35
PCIEG_RXN7 N36
PCIEG_RXP8 N38
PCIEG_RXN8 M37
PCIEG_RXP9 M35
PCIEG_RXN9 L36
PCIEG_RXP10 L38
PCIEG_RXN10 K37
PCIEG_RXP11 K35
PCIEG_RXN11 J36
PCIEG_RXP12 J38
PCIEG_RXN12 H37
PCIEG_RXP13 H35
PCIEG_RXN13 G36
PCIEG_RXP14 G38
PCIEG_RXN14 F37
PCIEG_RXP15 F35
PCIEG_RXN15 E37

U7101A

PCIE_RX0P
PCIE_RX0N

PCIE_RX1P
PCIE_RX1N

PCIE_RX2P
PCIE_RX2N

PCIE_RX3P
PCIE_RX3N

PCIE_RX4P
PCIE_RX4N

PCIE_RX5P
PCIE_RX5N

PCIE_RX6P
PCIE_RX6N

PCIE_RX7P
PCIE_RX7N

PCIE_RX8P
PCIE_RX8N

PCIE_RX9P
PCIE_RX9N

PCIE_RX10P
PCIE_RX10N

PCIE_RX11P
PCIE_RX11N

PCIE_RX12P
PCIE_RX12N

PCIE_RX13P
PCIE_RX13N

PCIE_RX14P
PCIE_RX14N

PCIE_RX15P
PCIE_RX15N

PCIE_REFCLKP
PCIE_REFCLKN

PCIE_CALRP
PCIE_CALRN

PERSTB

M92-M2

PCI EXPRESS INTERFACE

PCIE_TX0P
PCIE_TX0N

PCIE_TX1P
PCIE_TX1N

PCIE_TX2P
PCIE_TX2N

PCIE_TX3P
PCIE_TX3N

PCIE_TX4P
PCIE_TX4N

PCIE_TX5P
PCIE_TX5N

PCIE_TX6P
PCIE_TX6N

PCIE_TX7P
PCIE_TX7N

PCIE_TX8P
PCIE_TX8N

PCIE_TX9P
PCIE_TX9N

PCIE_TX10P
PCIE_TX10N

PCIE_TX11P
PCIE_TX11N

PCIE_TX12P
PCIE_TX12N

PCIE_TX13P
PCIE_TX13N

PCIE_TX14P
PCIE_TX14N

PCIE_TX15P
PCIE_TX15N

CALIBRATION

PCIE_CALRP
PCIE_CALRN

PERSTB

M92-M2

PCIEB_RXN[0..15] [11]
PCIEB_RXP[0..15] [11]

Y5V TO X7R(M92)

PCIEG_TXP0 1 2 PCIEB_RXP0
PCIEG_TXN0 C7101 0.1UF/10V C7102 0.1UF/10V
PCIEG_TXP1 1 2 PCIEB_RXP1
PCIEG_TXN1 C7103 0.1UF/10V C7104 0.1UF/10V
PCIEG_TXP2 1 2 PCIEB_RXP2
PCIEG_TXN2 C7105 0.1UF/10V C7106 0.1UF/10V
PCIEG_TXP3 1 2 PCIEB_RXP3
PCIEG_TXN3 C7107 0.1UF/10V C7108 0.1UF/10V
PCIEG_TXP4 1 2 PCIEB_RXP4
PCIEG_TXN4 C7109 0.1UF/10V C7110 0.1UF/10V
PCIEG_TXP5 1 2 PCIEB_RXP5
PCIEG_TXN5 C7111 0.1UF/10V C7112 0.1UF/10V
PCIEG_TXP6 1 2 PCIEB_RXP6
PCIEG_TXN6 C7113 0.1UF/10V C7114 0.1UF/10V
PCIEG_TXP7 1 2 PCIEB_RXP7
PCIEG_TXN7 C7115 0.1UF/10V C7116 0.1UF/10V

PCIEG_TXP8 1 2 PCIEB_RXP8
PCIEG_TXN8 C7117 0.1UF/10V C7118 0.1UF/10V
PCIEG_TXP9 1 2 PCIEB_RXP9
PCIEG_TXN9 C7119 0.1UF/10V C7120 0.1UF/10V
PCIEG_TXP10 1 2 PCIEB_RXP10
PCIEG_TXN10 C7121 0.1UF/10V C7122 0.1UF/10V
PCIEG_TXP11 1 2 PCIEB_RXP11
PCIEG_TXN11 C7123 0.1UF/10V C7124 0.1UF/10V
PCIEG_TXP12 1 2 PCIEB_RXP12
PCIEG_TXN12 C7125 0.1UF/10V C7126 0.1UF/10V
PCIEG_TXP13 1 2 PCIEB_RXP13
PCIEG_TXN13 C7127 0.1UF/10V C7128 0.1UF/10V
PCIEG_TXP14 1 2 PCIEB_RXP14
PCIEG_TXN14 C7129 0.1UF/10V C7130 0.1UF/10V
PCIEG_TXP15 1 2 PCIEB_RXP15
PCIEG_TXN15 C7131 0.1UF/10V C7132 0.1UF/10V

100Mhz 300ppm

[29] CLK_PCIE_PEG
[29] CLK_PCIE_PEG#

AB35
AA36

SL7101

0402

AA30

[5,20,30,33,40,43,53] BUF_PLT_RST#

1

2

AA30

1.27KOhm
R7101 1%


Y30 1 2


Y29 2 1


2KOhm 1%

+1.1VS_VGA

<Variant Name>







M92 Straps


STRAPS	PIN	DESCRIPTION	ASIC DEFAULT
VIP_DEVICE_STRAP_EN	V2SYNC	0 - Ignore VIP device straps (DVPDATA_20) 1 - Use VIP device straps (DVPDATA_20)	0 (internal pull-down)
TX_PWR5_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing This setting can only be used if the PCIe bus design meets the "Low Loss Interconnect" requirements.	0 (internal pull-down)
TX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled MAX and add-in boards	0 (internal pull-down)
BIF_GEN2_EN_A	GPIO2	1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on 0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on	0
VGA_DIS	GPIO9	0 - VGA Controller capacity enabled 1 - The device will not be recognized as the system's VGA controller	0 (internal pull-down)
ROMIDCFG(2:0)	GPIO(13:11)	If BIOS_ROM_EN=1, then Config(2:0) defines the ROM type. If BIOS_ROM_EN=0, then Config(2:0) defines the primary memoru aperture size. 128MB---x000 32MB---Not Support 2GB---Not Support 256MB---x001 512MB---Not Support 4GB---Not Support 64MB---x010 1GB---Not Support	0000 (internal pull-down)
BIOS_ROM_EN	GPIO22_ROMCSB	Enable external BIOS ROM device 0-Disable external BIOS ROM device 1-Enable external BIOS ROM device	0 (internal pull-down)
AUD[1] AUD[0]	PEG_CRT_HSYNC_VGA PEG_CRT_VSYNC_VGA	AUD[1:0]: 00: No audio function; 01: Audio for DisplayPort and HDMI if adapter is detected; 10: Audio for DisplayPort only; 11: Audio for both DisplayPort and HDMI	0 (internal pull-down)
Reserved	H2SYNC GPIO_21_BB_EN GENERICC	ATI internal use only . THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET.	0 (internal pull-down)


AUDIO_EN	VIP_3	Enable HD Audio function in the PCI configuration space 0 - Disable HD Audio 1 - Enable HD Audio	0 (internal pull-down)
64BAR_EN_A	VIP_5	Enable 64-bit BARs Most commonly this strap is left at the default (32-bit BARs)	0 (internal pull-down)
MSI_DIS	VIP_1	Disable Message Signaled Interrupt is both a ROM strap and a pin strap. The pin strap is only applicable if a BIOS ROM is not present	0 (internal pull-down)
VIP_DEVICE	VHAD_0	VIP_DEVICE_STRAP_EN is set 0 =>not used VIP Host interface VIP_DEVICE_STRAP_EN is set 1 =>used VIP Host interface	0 (internal pull-down)
DEBUG ACCESS	GPIO4	Debug access strap 3.3V ---ON 0V ---OFF	0 (internal pull-down)
DEBUG_I2C_ENABLE	GPIO6	ATI internal use only . Other logic must not affect this signal during RESET Recommended to 0	0 (internal pull-down)

Memory ID Board Straps

Vendor	DVPDATA(23,22,21,20)	ID	DDR2 Memory Type	Channel Size
Qimonda	0000	0	32M*16 (256M)	8 channel
	0001	1	32M*16 (512M)	8 channel dual-link
	0010	2	64M*16 (512M)	8 channel
	0011 M92-M2	3	64M*16 (1G)	8 channel dual-link
Samsung	0100	4	64M*16 (512MB)	8 channel
	0101 M92-M2	5	64M*16 (1G)	8 channel dual-link
	0110	6	32M*16 (256MB)	8 channel
	0111	7	32M*16 (512MB)	8 channel dual-link
Hynix	1000	8	32M*16 (256M)	8 channel
	1001	9	32M*16 (512M)	8 channel dual-link
	1010	10	64M*16 (512M)	8 channel
	1011 M92-M2	11	64M*16 (1G)	8 channel dual-link
Micron	1100	12	TBD	
	1101	13		
	1110	14		
	1111	15	64M*16 (1G)	8 channel dual-link

M92-M2 only support 8 channel





1. Adapter Threshold: 17.41V
 $17.41 = (PR9213 + PR9216) / PR9216 * 1.25$
2. AP4835 ID=9.2A
3. MB39A132_VREF= 5.0V
4. Input limit:
65W: $I_{limit_current} = (V_{adj1} - 0.075) / (25 * R_s) = (1.646 - 0.075) / 25 * 0.2 = 3.14A$
90W: $PR9214 = 270K - I_{limit_current} = 4.35A$
5. Charging VoltageLI
- | VSET_EC | 2S | 3S | 4S |
|---------|-------|--------|--------|
| 2.9894 | 3.399 | 12.598 | 16.797 |
6. Charging currentLI
- | ISET_EC | ICHG | Ps |
|---------|------|----|
| 1.3071 | 1492 | 1P |
| 2.1094 | 2500 | 2P |
| 3.3 | 3996 | 3P |

Power stage

1. I/P Current(3S2P):
 $I_{in} = V_o * I_o / (0.75 * V_{in}) = 21.21A$
2. Ripple Current(3S2P):
Ripple=1.18A
3. Inductor Spec:
 $I_{sat} = 4.4A$
 $I_{dc} = 3.8A$
 $DCR = 35mohm$
4. MOSFET Spec:
 $I_{dc} = 6.5A/5.0A$
 $R_{dson} = 22/30mohm$
 $V_{gsth} = 0.8 - 1.8V$

Controller

1. Frequency:
 $f_{osc}(KHz) = 17000 / RT(KOhm)$
 $f_{osc}(KHz) = 17000 / 33K = 515KHz$
2. OCP:
 $I_{oc} = 0.2 / R_s = 10A$
3. Soft start time:
 $t_s(s) = 0.26 * CS(uF) = 0.26 * 0.1 = 26ms$
4. Inrush current(3S):
 $I_{inrush} = C * V / t = 9.7mA$

<http://laptop-motherboard-schematic.blogspot.com/>

Battery IN DETECT

EC Code: 202


<Variant Name>

ASUS Title : Power_Charger

ASUSTek Computer INC. Engineer:

Size Project Name **F83T** Rev 1.0

Date: Tuesday, May 26, 2009 Sheet 80 of 91






VID3	VID2	Voltage	Status
0	0	1.15V	1.24V
0	1	1.1V	1.096V
1	0	0.95V	0.95V
1	1	0.8V	0.805V

Controller
Voltage & Current: VCORE: 15A Frequency: $T_{on}=3.85p \cdot R_t(ON)/V_{in}-0.5=0.3us$ $Frequency=V_{out}/(V_{in} \cdot T_{on})=500KHz$ OCP: SetPR8105=12K $I_{ocp}=R_{ocp} \cdot 20/R_{ds(on)}=12 \cdot 20/7.6=31.6A$ Soft start time: Soft-Star duration is 1.35ms Inrush Current: C total =470UF I inrush=0.38A

Power stage
I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.16A$ Ripple Current: Iripple=3.5A Dynamic: Ipeak=15A ESR=9mohm V=122mV Inductor Spec: Isat=40A Idc=25A DCR=1.6mohm MOSFET Spec: L-side MOSFET: Rds(on)max=7.6mohm (Vgs=4.5V) Icont=35A (T=25) Ipeak=140A (Pause<10us)


<Variant Name>

ASUS		Title : Power_VCORE	
ASUSTek COMPUTER INC		Engineer:	
Size C	Project Name	F83T	
Date: Tuesday, May 26, 2009	Sheet	81	of 91



Power stage	
1. I/P Current:	1 in = Vo*Io/(0.8 * Vin) = 0.947A
2. Ripple Current:	ripple=2.342A
3. Ripple Voltage:	lpeak=(vin-v0)*D/(L*Fsw)=3.25A ESR=18mohm V=58.5mV
4. Inductor Spec:	Isat=22A Idc=11A DCR=9mohm
5. MOSFET Spec:	H-side and L-side MOSFET: Rds(on)=16.5mOhm (Vgs=4.5V) Icont=30A (T=25) lpeak=120A (Pause<10us)



Controller	
1. Voltage & Current:	+1.8V/+1.8V&8A
2. Frequency:	Ton=3.85p*RT(on)/Vin-05=0.3us Frequency=Vout/(Vin*Ton) =500KHZ
3. OCP:	Set PR7343=18kohm Iocp=Rocp*20/Rds(on) =20*18/16.5=21.8A
4. Soft start time:	Soft-Star duration is 1.35ms
5. Inrush Current:	C total =100uF I inrush=0.133A





<Variant Name>

		Title :	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name		Rev 1.0
Date Wednesday, May 26, 2009	Sheet 84		of 91




Controller


- Voltage & Current:**
+1.2VSUS:1.16V&12A
- Frequency:**
Ton=3.85p*Rt(on)*Vo/Vin-05
Frequency=Vout/(Vin*Ton)=500KHZ
- OC:**
Set PR7343=18Kohm
Iocp=Rocp*20/Rds(on)=21.9A
- Soft start time:**
Soft-Star duration is 1.35ms
- Inrush Current:**
C total =100uF
I inrush=0.133A

Power stage

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 0.915A$
- Ripple Current:**
Iripple=2.915A
- Ripple Voltage:**
 $I_{peak} = (V_{in} - V_o) \cdot D / (L \cdot F_{sw}) = 2.24A$
ESR=18mohm
V=40.32mV
- Inductor Spec:**
Isat=22A
Idc=11A
DCR=9mohm
- MOSFET Spec:**
H-side and L-side MOSFET:
Rds(on)=16.5mOhm (Vgs=4.5V)
Icont=30A (T=25)
Ipeak=120A (Pause<10us)

POWER GOOD DETECTOR





Date:05/19/09

1.Del PQ8012&PR8035&PC8027 in 80_Powe_charge

Date:05/21/09

1.Chagne VCORE H-S MOS PQ8101 to PH9030AL

<Variant Name>

		Title: Power_History	
ASUSTeK COMPUTER INC		Engineer:	
Size A	Project Name		Rev 1.0
Date: Tuesday, May 26, 2009	Sheet 91 of 91		